

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria. Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/045,350 11/09/2001		11/09/2001	Suk-Kyun Lee	29347/597	1665	
4743	7590	07/13/2004		EXAMINER		
MARSHAI	LL, GERS	STEIN & BORUN	LLP	NGUYE	N, DAO H	
6300 SEAR 233 S. WAC				ART UNIT	PAPER NUMBER	
CHICAGO,				2818		

DATE MAILED: 07/13/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	•/				
	Office Action Comments	10/045,350	LEE, SUK-KYUN	ex				
	Office Action Summary	Examiner	Art Unit					
		Dao H Nguyen	2818					
Period fo	The MAILING DATE of this communicat or Reply	ion appears on the cov r sheet wi	th the correspondence add	dress				
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA' masions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communicate period for reply specified above is less than thirty (30) dato period for reply is specified above, the maximum statutor use to reply within the set or extended period for reply will, I reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	TION.  'CFR 1.136(a). In no event, however, may a ration.  ys, a reply within the statutory minimum of third y period will apply and will expire SIX (6) MON by statute, cause the application to become AB	eply be timely filed  ty (30) days will be considered timely ITHS from the mailing date of this co BANDONED (35 U.S.C. § 133).					
Status								
1)⊠	Responsive to communication(s) filed o	n <u>07 June 2004</u> .						
2a)⊠	This action is <b>FINAL</b> . 2b)[	☐ This action is non-final.						
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)□ 6)⊠	Claim(s) 1 and 3-9 is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.  Claim(s) is/are allowed.  Claim(s) 1 and 3-9 is/are rejected.  Claim(s) is/are objected to.							
Applicat	ion Papers							
9) The specification is objected to by the Examiner.								
10)	0) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11)	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  1) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority (	ınder 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>								
Attachmen	t(s)							
	ee of References Cited (PTO-892)		Summary (PTO-413)					
3) 🔲 Infor	ee of Draftsperson's Patent Drawing Review (PTO- mation Disclosure Statement(s) (PTO-1449 or PTC er No(s)/Mail Date		s)/Mail Date nformal Patent Application (PTC 	9-152)				

## **DETAILED ACTION**

1. In response to the communications dated 06/07/2004, claims 1 and 3-9 are active in this application as a result of the cancellation of claims 2 and 10-17.

## Remarks

2. Applicant's argument(s), see Paper No. 0604, filed 06/07/2004, with respect to the newly amended claim(s) 1 and 3-9, have been fully considered, but they are not persuasive.

Specifically, examiner does not agree with Applicant's argument that independent "claim 1 is not obvious over Yilmaz et al. in view of Imoto".

Figures 16 and 23 of Yilmaz show a device having a DMOS element (20V DMOS–fig. 16a, or 234-fig. 23) and a MOS element (16V NMOS).

Figures 1(A-D) of Imoto show a DMOS device including a gate electrode 13 having slanted side walls 15, 16.

When modifying the device of Yilmaz to have a slanted side-walls gate electrode as that of Imoto in order for the ion-implanted impurities be able to penetrate the gate electrode more easily through its side parts to increase the channel length of channel regions, therefore to increase the characteristics of the device (column 3, lines 9-21, and column 6, lines 2-9 of Imoto), one of ordinary skills in the art would obtain a device

Art Unit: 2818

having a first DMOS element including a gate electrode with a slanted side walls, and a MOS element having no slanted side wall.

It is certainly that the profile of the gate electrode of the DMOS element is/are different than that of the MOS element because, at least, one having a slanted side wall while the other does not having a slanted side wall.

For the above reasons, the rejection in the previous Office Action is retained, and is rewritten below, in light of the amendment/cancellation.

## Claim Rejections - 35 U.S.C. § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claim(s) 1-9 is/are rejected under 35 U.S.C. 103 (a) as being unpatentable over

U.S. Patent No. 5,751,054 to Yilmaz et al., in view of Imoto, U.S. Patent No. 5,920,781.

Regarding claim 1, Yilmaz discloses a semiconductor element, as shown in figures 16, 23, comprising:

a p-substrate 10,

Art Unit: 2818

a first DMOS element (20V DMOS – fig. 16a, or 234 – fig. 23) formed on a first portion A of the substrate 10; and

a first MOS element (16V NMOS) formed on a second portion E of the substrate that is separate from the first portion A.

Yilmaz does not teach that the DMOS element includes a gate electrode having slanted side walls.

Imoto discloses a DMOS device, as shown in figures 1(A-D), including a gate electrode 13 having slanted side walls 15, 16.

It would have been obvious to one of ordinary skills in the art at the time the invention was made to modify the invention of Yilmaz so that it would have a slanted-side-walls gate electrode as that of Imoto in order for the ion-implanted impurities be able to penetrate the gate electrode more easily through its side parts to increase the channel length of channel regions, therefore to increase the characteristics of the device. See column 3, lines 9-21, and column 6, lines 2-9 of Imoto. It is certainly that the slanted side walls of the gate electrode of the first DMOS element and the side walls of the gate electrode of the first DMOS element profiles because, at least, one has a slanted side wall while the other does not. See figures 16 of Yilmaz and figures 1 of Imoto, and also the above remarks.

Regarding claim 3, Yilmaz/Imoto disclose the semiconductor element wherein the first DMOS element includes:

a well 40 of a first conductive type (N-type) formed on the substrate 10;
a body region 239 of a second conductive type (P-type) formed in the well 40;
a source region 243 of the first conductive type (N-type) formed in the body
region 239;

a drain region (242) of the first conductive type (N-type) formed in the well 40 and spaced from the source region 243; and

a gate insulating layer 232/245 formed between the well 40 and the gate electrode 248. See figures 23, and column 17, line 1 to column 18, line 38.

Regarding claim 4, Yilmaz/Imoto disclose the semiconductor element wherein a portion of one of the slanted side walls overlaps a part of the source region. See figure 23 of Yilmaz, and figures 1 of Imoto.

Regarding claim 5, Yilmaz/Imoto disclose the semiconductor element wherein the first MOS element includes:

a well (P-well) of a first conductive type (P-type) formed on the substrate (P-substrate);

a source region 153 of a second conductive type (N-type) formed in the well; a drain region 154 of the second conductive type (N-type) formed in the well; a gate electrode formed on the well of the first conductive type; and

Application/Control Number: 10/045,350 Page 6

Art Unit: 2818

a gate insulating layer interposed between the gate electrode and the well of the first conductive type. See figures 15-16 of Yilmaz.

Regarding claim 6, Yilmaz/Imoto disclose the semiconductor element wherein a gate insulating layer 232/245 of the first DMOS 234 element includes a relatively thicker portion 245. See figure 23 of Yilmaz.

Regarding claim 7, Yilmaz/Imoto disclose the semiconductor element comprising all claimed limitations. See figures 23 of Yilmaz. Furthermore, it is well known in the art that every MOS device should have such protection layer as claimed in order to protect the device from external effect(s), and that contacts must be made to the source/drain region of the device to input/output signal in/out of the device.

Regarding claims 8-9, Yilmaz/Imoto disclose the semiconductor element comprising all claimed limitations. This is inherent and well known in the art since multiple identical semiconductor devices being made in the same semiconductor element/package would increase the performance of the package and further would decrease the cost of the product.

Conclusion

Application/Control Number: 10/045,350

Art Unit: 2818

5. THIS ACTION IS MADE FINAL. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Page 7

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dao Nguyen whose telephone number is (571)272-1791. The examiner can normally be reached on Monday-Friday 9:00am - 6:00pm. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms, can be reached on (571)272-1787. The fax numbers for all communication(s) is (703)872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571)272-1625.

Application/Control Number: 10/045,350

Art Unit: 2818

Dao H. Nguyen Art Unit 2818 July 8, 2004 David Nelms
Supervisory Patent Examiner
Technology Center 2800